library verilog;
use verilog.vl_types.all;
entity lab2_fre_div3_021_vlg_check_tst is
    port(
        B2_027          : in     vl_logic;
        sampler_rx      : in     vl_logic
    );
end lab2_fre_div3_021_vlg_check_tst;
